
LLP



TOWNSEND
and
TOWNSEND
and
CREW

Denver, Colorado Tel 303 571-4000

1el 303 571-4000

Pato Alto, California Tel 650 326-2400

Seattle, Washington Tel 206 467-9600

Walnut Creek, California Tel 925 472-5000 San Francisco

Two Embarcadero Center

Eighth Floor San Francisco

California 94111-3634 Tel 415 576-0200 Fex 415 576-0300

### **FACSIMILE COVER SHEET**

Date: June 18, 2003	Client & Matter Number : 016301-033100us	No. Pages (including this one):  3  Confirmation Phone Number:  703-308-5840		
To: Examiner Novacek USPTO	At Fax Number: 703-746-4064			

From: Patrick R. Jewik

(4529)

### Message:

Re: Telephonic Interview For 09/692,527 next Monday at 11:00 (EST)

Dear Examiner Novacek:

Pursuant to our phone conversation, attached are two pages from a semiconductor processing textbook. I'd like to talk about the attached article, the pending rejection(s), and possible amendments to expedite the prosecution.

Thanks for your time.

Patrick Jewik

415-273-7529

Original	BE SENT BY MAIL	BE SENT BY FEDEX/OVERNIGHT COURIER		BE SENT BY MESSENGER	x	NOT BE SENT
Will:			<u>L</u>			

Faxed:

Return to: Patrick R. Jewik - (4529)

If you have problems with reception please call Fax Services at extension 4659

Important

This message is intended only for the use of the individual or entity to which it is addressed and may contain information that is privileged, confidential, and/or exempt from disclosure by applicable law or court order. If the reader of this message is not the intended recipient, or the employee or agent responsible for delivering the message to the intended recipient, you are hereby notified that any dissemination, distribution, or copying of this communication is strictly prohibited. If you have received this communication in error, please notify us immediately by telephone and return the original message to us at the above address via the United States Postal Service. Thank you.

SF 1489605 v1

A Practical Guide to Semiconductor Processing

Peter Van Zant

Fabrication

Microchip

# Other Reference Books of Interest by McGraw-Hill

### Handbooks

BENSON . Television Engineering Handbook CHEN • Computer Engineering Handbook

coases • Printed Circuits Handbook

DI GIACOMO • Digital Bus Handbook

risk and christiansen • Electronics Engineers' Handbook or circosto • VLSI Handbook

HABPER • Electronic Packaging and Interconnection Handbook JURAN AND GHYNA • Juran's Quality Control Handbook вовламися • Digital Filter Designer's Handbook

SERGENT AND HARFER • Hybrid Microelectronic Handbook

russ · Engineering Mathematics Handbook

WILLIAMS AND THILDS . Electronic Fifter Design Handbook WAYNANT - Electro-Optics Handbook

ANTOGNETT • Power Integrated Circuits

ANTOGNETH AND HASSOBHO • Semiconductor Device Modeling with SPICE

BEST · Phase-Locked Loops

EUCHANAN • CMOS/ITT Digital Systems Design

BUCHANAN . BICMOS/CMOS Systems Design

BYBB • Printed Circuit Board Design with Microcomputers BLUOTT . Integrated Circuits Fabrication Technology

HERET . The Laser Guidebook

KIRLMONTHE . Inside SPICE

matte . Thin Film Deposition

TEVIDIS • Mixed Anolog Digital VLSI Devices and Technology: An xxx • VZ.SI Technology Introduction

rsun - LSI/VISI Retability Design

WORSCHALL . Circuit Design for Electronic Instrumentation

wwr. • Electro-Optical System Design

Third Edition

### McGraw-HII

New York Sen Francisco Weshington, D.C. Auddand Bogots
Caracoa Lisbon London Radrid Marioo City Milan
Montreal New Delhi San Juan Singapore
Sydney Tokyo Tononto

KEY=WM16XXA

To order or receive additional information on these or any other McGrow-Hill titles, please call 1-800-829-8168 in the United States. In other countries, contact your local McGrow-Hill representative.

415

# Advanced Photolithographic Processes

## 292 Chapter Ten

The amount of diffusion is in proportion to the resist thickness. Some additives put in the photoresist to increase radiation absorption also increase the amount of radiation diffusion, thus reducing image resolution.

## Subsurface reflectivity

The high-intensity exposing radiation ideally is directed at a 90° angle to the wafer surface. When this ideal situation exists, exposing way s refl ct directly up and down in the resist, leaving a well-defined exposed image (Fig. 10.7). In reality, some of the exposing waves are traveling at angles other than 90° and expose unwanted portions of the resist.

This subsurface reflectivity varies with the surface layer material and the surface smoothness. Metal layers, especially aluminum and aluminum alloys, have higher reflectivity properties. A goal of the deposition processes is a consistent and smooth surface to control this form of reflection.

Reflection problems are intensified on wafers with many steps, also called a varied topography. The sidewalls of the steps reflect radiation at angles into the resist, causing poor image resolution. A particular problem is light interference at the step that causes a "notching" of the pattern as it crosses the step (Fig. 10.8).

## Antireflective Coatings

Antireflective coatings (ARCs) spun onto the wafer surface before the resist (Fig. 10.9) can aid the patterning of small images. The ARC layer brings several advantages to the masking process. First is a planarizing of the surface, which makes for a more planarized resist layer. Second, an ARC cuts down on light scattering from the surface into the resist, which helps in the definition of small images. An ARC can also minimize standing wave effects and improve the image contrast. The latter benefit comes from increased exposure latitude with a proper ARC.




Figure 10.7 Subsurface reflectivity.




Figure 10.8 Metal line "notching" over step. (a) Before etch; (b) after etch.

An ARC is spun onto the wafer and baked. After the resist is spun on top of the ARC, the wafer is aligned and exposed. The pattern is developed in both the resist and the ARC. During the etch, the ARC acts as an etch barrier. To be effective, an ARC material must transmit light in the same range as the resist. It must also have good adhesion properties with the wafer surface and the resist. Two other requirements are that the ARC must have a refractive index that matches the resist, and that the ARC must develop and be stripped with the same chemicals as the resist.

There are several penalties associated with the use of an ARC. One is an additional layer requiring a separate spin and bake. The resolution gains offered by an ARC can be offset with poor thickness control and/or with an ill-controlled developing step. The time of exposure can increase 30 to 50 percent, increasing the wafer throughput time. ARC layers may also be used as the intermediate layer in a trilayer resist process or used on the top of the photoresist, called a top antireflective coating or TAR.

## Standing waves

In "Subsurface reflectivity," it was mentioned that the ideal exposure situation is where the radiation waves are directed to the wafer surface at 90°. This is true when only reflection problems are under consideration. However, 90° reflection causes another problem in positive photoresists, the creation of standing waves. As the radiation wave reflects off the surface and travels back up through the resist, it interferes constructively and destructively with the incoming wave, creating regions of varying energy (Fig. 10.10). The result after development is a rippled sidewall and a loss of resolution. A number of solutions are used to moderate standing waves, including dyes in the resist and separate